20% off all books with the code: BOOKS
  • check 10+ million books
  • check New arrivals every day
  • check Trusted by 1M+ customers
  • check Great prices & discounts
  • check Shipping across Europe

CMOS Area Efficient Approximate Arithmetic Architectures - Hamsathvani Gurunathan,Vijeyakumar Krishnasamy Natarajan,Kalaiselvi Sundaram

English
2017-06-16
€41.34 €51.68

-20% with code BOOKS

In stock at our supplier

Shipping in 12-18 days

30-day return policy

Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The propo ... Full description

You May Also Like

Description

Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The proposed adder cell has fewer transistor count compared to recent similar approach. Next, an approximate multiplier with low error is designed using lead one detection and selecting n/2 bits for an n bit input. The proposed n/2 bit approximate multiplier performs well in terms of error and power performance compared to recent similar approach. In continuation the approximate units are implemented in a Multiply-Accumulate(MAC) unit. The proposed approximate MAC unit provides significant improvement in power, area, and delay at the cost of little degrade in accuracy. Finally, the proposed MAC unit is implemented in filtering application to verify the functionality.

More Information

Author Hamsathvani Gurunathan, Vijeyakumar Krishnasamy Natarajan, Kalaiselvi Sundaram
Publisher LAP LAMBERT Academic Publishing
Release year 2017
Cover type Softcover
EAN 9783330331792
Write Your Own Review
You're reviewing: CMOS Area Efficient Approximate Arithmetic Architectures
Your Rating:

Goodreads Reviews

€41.34 €51.68