Digital System Verification: A Combined Formal Methods and Simulation Framework - Mitchel Thornton,Lun Li
-20% with code BOOKS
Shipping in 12-18 days
30-day return policy
Integrated circuit capacity follows Moore's law, and chips are commonly produced at the time of this writing with over 70 million gates per device. Ensuring correct functional behavior of such large designs before fabrication poses an extremely challenging problem. Formal verification validates the correctness of the implementation of a design with respect to its specification through mathematical proof tec ... Full description
You May Also Like
TOP
INCOSE Systems Engineering Handbook
-20% with code BOOKS
In stock at our supplier
TOP
If Anyone Builds It, Everyone Dies: The Case Against Superintelligent AI
Eliezer Yudkowsky, Nate Soares
-20% with code BOOKS
In stock at our supplier
TOP
The Design of Everyday Things
-20% with code BOOKS
In stock at our supplier
TOP
Open Circuits: The Inner Beauty of Electronic Components
Eric Schlaepfer, Windell Oskay
-20% with code BOOKS
In stock at our supplier
TOP
Get started with MicroPython on Raspberry Pi Pico: The Official Raspberry Pi Pico Guide
-20% with code BOOKS
In stock at our supplier
TOP
We Are Not Machines: The Fight for the Future of Work
-20% with code BOOKS
In stock at our supplier
TOP
Practical Electronics for Inventors
-20% with code BOOKS
In stock at our supplier
TOP
Nucleo Boards Programming with the STM32CubeIDE: Hands-on in more than 50 projects
-20% with code BOOKS
In stock at our supplier
TOP
Fundamentals of Aerodynamics ISE
Christopher Cadou, John D. Anderson
-20% with code BOOKS
In stock at our supplier
TOP
Black Holes: The Key to Understanding the Universe
-20% with code BOOKS
In stock at our supplier
TOP
Flowers For Algernon: A Modern Literary Classic
-20% with code BOOKS
In stock at our supplier
TOP
Human Compatible: Artificial Intelligence and the Problem of Control
-20% with code BOOKS
In stock at our supplier
TOP
How To Read Water: Clues & Patterns from Puddles to the Sea
-20% with code BOOKS
In stock at our supplier
TOP
Foundations of Flavor: The Noma Guide to Fermentation: Including Step-By-Step Information on Making and Cooking with: Koji, Kombuchas, Shoyus, Misos, Vinegars, Garums, Lacto-Ferments and black Fruits Vegetables
-20% with code BOOKS
In stock at our supplier
TOP
Make: Electronics: Learning by Discovery: A hands-on primer for the new electronics enthusiast
-20% with code BOOKS
In stock at our supplier
TOP
Data-Driven Science and Engineering: Machine Learning, Dynamical Systems, and Control
Steven L. Brunton, J. Nathan Kutz
-20% with code BOOKS
In stock at our supplier
TOP
The Idea Factory: Bell Labs and the Great Age of American Innovation
-20% with code BOOKS
In stock at our supplier
TOP
Foundation Design and Construction
-20% with code BOOKS
In stock at our supplier
Description
Integrated circuit capacity follows Moore's law, and chips are commonly produced at the time of this writing with over 70 million gates per device. Ensuring correct functional behavior of such large designs before fabrication poses an extremely challenging problem. Formal verification validates the correctness of the implementation of a design with respect to its specification through mathematical proof techniques. Formal techniques have been emerging as commercialized EDA tools in the past decade. Simulation remains a predominantly used tool to validate a design in industry. After more than 50 years of development, simulation methods have reached a degree of maturity, however, new advances continue to be developed in the area. A simulation approach for functional verification can theoretically validate all possible behaviors of a design but requires excessive computational resources. Rapidly evolving markets demand short design cycles while the increasing complexity of a design causes simulation approaches to provide less and less coverage. Formal verification is an attractive alternative since 100% coverage can be achieved; however, large designs impose unrealistic computational requirements. Combining formal verification and simulation into a single integrated circuit validation framework is an attractive alternative. This book focuses on an Integrated Design Validation (IDV) system that provides a framework for design validation and takes advantage of current technology in the areas of simulation and formal verification resulting in a practical validation engine with reasonable runtime. After surveying the basic principles of formal verification and simulation, this book describes the IDV approach to integrated circuit functional validation. Table of Contents: Introduction / Formal Methods Background / Simulation Approaches / Integrated Design Validation System/ Conclusion and Summary
More Information
| Author | Mitchel Thornton, Lun Li |
|---|---|
| Publisher | Springer Nature Switzerland |
| Series | Synthesis Lectures on Digital Circuits & Systems |
| Release year | 2010 |
| Cover type | Softcover |
| EAN | 9783031798146 |