Direct Transistor-Level Layout for Digital Blocks - Prakash Gopalakrishnan,Rob A. Rutenbar
-30% with code BOOKS
Shipping in 12-18 days
30-day return policy
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logi ... Full description
You May Also Like
TOP
INCOSE Systems Engineering Handbook
-30% with code BOOKS
In stock at our supplier
TOP
If Anyone Builds It, Everyone Dies: The Case Against Superintelligent AI
Eliezer Yudkowsky, Nate Soares
-30% with code BOOKS
In stock at our supplier
TOP
The Design of Everyday Things
-30% with code BOOKS
In stock at our supplier
TOP
Open Circuits: The Inner Beauty of Electronic Components
Eric Schlaepfer, Windell Oskay
-30% with code BOOKS
In stock at our supplier
TOP
Get started with MicroPython on Raspberry Pi Pico: The Official Raspberry Pi Pico Guide
-30% with code BOOKS
In stock at our supplier
TOP
We Are Not Machines: The Fight for the Future of Work
-30% with code BOOKS
In stock at our supplier
TOP
Foundations of Flavor: The Noma Guide to Fermentation: Including Step-By-Step Information on Making and Cooking with: Koji, Kombuchas, Shoyus, Misos, Vinegars, Garums, Lacto-Ferments and black Fruits Vegetables
-30% with code BOOKS
In stock at our supplier
TOP
Nucleo Boards Programming with the STM32CubeIDE: Hands-on in more than 50 projects
-30% with code BOOKS
In stock at our supplier
TOP
Data-Driven Science and Engineering: Machine Learning, Dynamical Systems, and Control
Steven L. Brunton, J. Nathan Kutz
-30% with code BOOKS
In stock at our supplier
TOP
Black Holes: The Key to Understanding the Universe
-30% with code BOOKS
In stock at our supplier
TOP
Practical Electronics for Inventors
-30% with code BOOKS
In stock at our supplier
TOP
Flowers For Algernon: A Modern Literary Classic
-30% with code BOOKS
In stock at our supplier
TOP
Human Compatible: Artificial Intelligence and the Problem of Control
-30% with code BOOKS
In stock at our supplier
TOP
How To Read Water: Clues & Patterns from Puddles to the Sea
-30% with code BOOKS
In stock at our supplier
TOP
Make: Electronics: Learning by Discovery: A hands-on primer for the new electronics enthusiast
-30% with code BOOKS
In stock at our supplier
TOP
Mastering the Arduino Uno R4: Programming and Projects for the Minima and WiFi
-30% with code BOOKS
In stock at our supplier
TOP
The Idea Factory: Bell Labs and the Great Age of American Innovation
-30% with code BOOKS
In stock at our supplier
TOP
Fundamentals of Aerodynamics ISE
Christopher Cadou, John D. Anderson
-30% with code BOOKS
In stock at our supplier
TOP
Foundation Design and Construction
-30% with code BOOKS
In stock at our supplier
Description
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout. Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.
More Information
| Author | Prakash Gopalakrishnan, Rob A. Rutenbar |
|---|---|
| Publisher | Springer New York |
| Release year | 2013 |
| Cover type | Softcover |
| EAN | 9781475779516 |