20% off all books with the code: BOOKS
  • check 10+ million books
  • check New arrivals every day
  • check Trusted by 1M+ customers
  • check Great prices & discounts
  • check Shipping across Europe

Full-Chip Nanometer Routing Techniques - Yao-Wen Chang,Tsung-Yi Ho,Sao-Jie Chen

English
2010-11-25
€135.50 €169.38

-20% with code BOOKS

In stock at our supplier

Shipping in 12-18 days

30-day return policy

At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on ... Full description

You May Also Like

Description

At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture. In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.

More Information

Author Yao-Wen Chang, Tsung-Yi Ho, Sao-Jie Chen
Publisher Springer Netherlands
Series Analog Circuits and Signal Processing
Release year 2010
Cover type Softcover
EAN 9789048175628
Write Your Own Review
You're reviewing: Full-Chip Nanometer Routing Techniques
Your Rating:

Goodreads Reviews

€135.50 €169.38