Layout Techniques in MOSFETs - Salvador Pinillos Gimenez
-20% with code BOOKS
Shipping in 12-18 days
30-day return policy
This book aims at describing in detail the different layout techniques for remarkably boosting the electrical performance and the ionizing radiation tolerance of planar Metal-Oxide-Semiconductor (MOS) Field Effect Transistors (MOSFETs) without adding any costs to the current planar Complementary MOS (CMOS) integrated circuits (ICs) manufacturing processes. These innovative layout styles are based on pn junc ... Full description
You May Also Like
TOP
INCOSE Systems Engineering Handbook
-20% with code BOOKS
In stock at our supplier
TOP
If Anyone Builds It, Everyone Dies: The Case Against Superintelligent AI
Eliezer Yudkowsky, Nate Soares
-20% with code BOOKS
In stock at our supplier
TOP
The Design of Everyday Things
-20% with code BOOKS
In stock at our supplier
TOP
Open Circuits: The Inner Beauty of Electronic Components
Eric Schlaepfer, Windell Oskay
-20% with code BOOKS
In stock at our supplier
TOP
Get started with MicroPython on Raspberry Pi Pico: The Official Raspberry Pi Pico Guide
-20% with code BOOKS
In stock at our supplier
TOP
We Are Not Machines: The Fight for the Future of Work
-20% with code BOOKS
In stock at our supplier
TOP
Practical Electronics for Inventors
-20% with code BOOKS
In stock at our supplier
TOP
Nucleo Boards Programming with the STM32CubeIDE: Hands-on in more than 50 projects
-20% with code BOOKS
In stock at our supplier
TOP
Fundamentals of Aerodynamics ISE
Christopher Cadou, John D. Anderson
-20% with code BOOKS
In stock at our supplier
TOP
Black Holes: The Key to Understanding the Universe
-20% with code BOOKS
In stock at our supplier
TOP
Flowers For Algernon: A Modern Literary Classic
-20% with code BOOKS
In stock at our supplier
TOP
Human Compatible: Artificial Intelligence and the Problem of Control
-20% with code BOOKS
In stock at our supplier
TOP
How To Read Water: Clues & Patterns from Puddles to the Sea
-20% with code BOOKS
In stock at our supplier
TOP
Foundations of Flavor: The Noma Guide to Fermentation: Including Step-By-Step Information on Making and Cooking with: Koji, Kombuchas, Shoyus, Misos, Vinegars, Garums, Lacto-Ferments and black Fruits Vegetables
-20% with code BOOKS
In stock at our supplier
TOP
Make: Electronics: Learning by Discovery: A hands-on primer for the new electronics enthusiast
-20% with code BOOKS
In stock at our supplier
TOP
Data-Driven Science and Engineering: Machine Learning, Dynamical Systems, and Control
Steven L. Brunton, J. Nathan Kutz
-20% with code BOOKS
In stock at our supplier
TOP
The Idea Factory: Bell Labs and the Great Age of American Innovation
-20% with code BOOKS
In stock at our supplier
TOP
Foundation Design and Construction
-20% with code BOOKS
In stock at our supplier
Description
This book aims at describing in detail the different layout techniques for remarkably boosting the electrical performance and the ionizing radiation tolerance of planar Metal-Oxide-Semiconductor (MOS) Field Effect Transistors (MOSFETs) without adding any costs to the current planar Complementary MOS (CMOS) integrated circuits (ICs) manufacturing processes. These innovative layout styles are based on pn junctions engineering between the drain/source and channel regions or simply MOSFET gate layout change. These interesting layout structures are capable of incorporating new effects in the MOSFET structures, such as the Longitudinal Corner Effect (LCE), the Parallel connection of MOSFETs with Different Channel Lengths Effect (PAMDLE), the Deactivation of the Parallel MOSFETs in the Bird's Beak Regions (DEPAMBBRE), and the Drain Leakage Current Reduction Effect (DLECRE), which are still seldom explored by the semiconductor and CMOS ICs industries. Several three-dimensional (3D) numerical simulations and experimental works are referenced in this book to show how these layout techniques can help the designers to reach the analog and digital CMOS ICs specifications with no additional cost. Furthermore, the electrical performance and ionizing radiation robustness of the analog and digital CMOS ICs can significantly be increased by using this gate layout approach.
More Information
| Author | Salvador Pinillos Gimenez |
|---|---|
| Publisher | Springer Nature Switzerland |
| Series | Synthesis Lectures on Emerging Engineering Technologies |
| Release year | 2016 |
| Cover type | Softcover |
| EAN | 9783031009037 |