20% off all books with the code: BOOKS
  • check 10+ million books
  • check New arrivals every day
  • check Trusted by 1M+ customers
  • check Great prices & discounts
  • check Shipping across Europe

Logic Synthesis and Verification Algorithms - Gary D. Hachtel,Fabio Somenzi

English
1996-06-30
€155.60 €194.50

-20% with code BOOKS

In stock at our supplier

Shipping in 10-16 days

30-day return policy

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circui ... Full description

You May Also Like

Description

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students.
Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics.
A unique feature of this text is the large collection of solved problems.
Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.

More Information

Author Gary D. Hachtel, Fabio Somenzi
Publisher Springer US
Release year 1996
Cover type Hardcover
EAN 9780792397465
Write Your Own Review
You're reviewing: Logic Synthesis and Verification Algorithms
Your Rating:

Goodreads Reviews

€155.60 €194.50