Low Power Interconnect Design - Sandeep Saini
-30% with code BOOKS
Shipping in 15-21 days
30-day return policy
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for ... Full description
You May Also Like
Description
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.
More Information
| Author | Sandeep Saini |
|---|---|
| Publisher | Springer New York |
| Release year | 2016 |
| Cover type | Softcover |
| EAN | 9781493942947 |