Multi-Core Cache Hierarchies - Norman P. Jouppi,Naveen Muralimanohar,Rajeev Balasubramonian
-20% with code BOOKS
Shipping in 12-18 days
30-day return policy
A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. ... Full description
You May Also Like
TOP
If Anyone Builds It, Everyone Dies: The Case Against Superintelligent AI
Eliezer Yudkowsky, Nate Soares
-20% with code BOOKS
In stock at our supplier
TOP
The Design of Everyday Things
-20% with code BOOKS
In stock at our supplier
TOP
Open Circuits: The Inner Beauty of Electronic Components
Eric Schlaepfer, Windell Oskay
-20% with code BOOKS
In stock at our supplier
TOP
Get started with MicroPython on Raspberry Pi Pico: The Official Raspberry Pi Pico Guide
-20% with code BOOKS
In stock at our supplier
TOP
Practical Electronics for Inventors
-20% with code BOOKS
In stock at our supplier
TOP
Nucleo Boards Programming with the STM32CubeIDE: Hands-on in more than 50 projects
-20% with code BOOKS
In stock at our supplier
TOP
Data-Driven Science and Engineering: Machine Learning, Dynamical Systems, and Control
Steven L. Brunton, J. Nathan Kutz
-20% with code BOOKS
In stock at our supplier
TOP
Fundamentals of Aerodynamics ISE
Christopher Cadou, John D. Anderson
-20% with code BOOKS
In stock at our supplier
TOP
Black Holes: The Key to Understanding the Universe
-20% with code BOOKS
In stock at our supplier
TOP
KiCad Like A Pro - Fundamentals and Projects: Getting started with the world's best open-source PCB tool
-20% with code BOOKS
In stock at our supplier
TOP
Foundations of Flavor: The Noma Guide to Fermentation: Including Step-By-Step Information on Making and Cooking with: Koji, Kombuchas, Shoyus, Misos, Vinegars, Garums, Lacto-Ferments and black Fruits Vegetables
-20% with code BOOKS
In stock at our supplier
TOP
Make: Electronics: Learning by Discovery: A hands-on primer for the new electronics enthusiast
-20% with code BOOKS
In stock at our supplier
TOP
The Idea Factory: Bell Labs and the Great Age of American Innovation
-20% with code BOOKS
In stock at our supplier
TOP
Flowers For Algernon: A Modern Literary Classic
-20% with code BOOKS
In stock at our supplier
TOP
Professional SMD Assembly: Practical Low-Cost Methods for Reliable PCB Production
-20% with code BOOKS
In stock at our supplier
TOP
Blood in the Machine: The Origins of the Rebellion Against Big Tech
-20% with code BOOKS
In stock at our supplier
TOP
Learning the Art of Electronics: A Hands-On Lab Course
Thomas C. Hayes, Paul Horowitz, David Abrams
-20% with code BOOKS
In stock at our supplier
TOP
Raspberry Pi 5 for Radio Amateurs: Program and Build Raspberry Pi 5 Based Ham Station Utilities with the RTL-SDR
-20% with code BOOKS
In stock at our supplier
Description
A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. Future multi-core processors will have many large cache banks connected by a network and shared by many cores. Hence, many important problems must be solved: cache resources must be allocated across many cores, data must be placed in cache banks that are near the accessing core, and the most important data must be identified for retention. Finally, difficulties in scaling existing technologies require adapting to and exploiting new technology constraints. The book attempts a synthesis of recent cache research that has focused on innovations for multi-core processors. It is an excellent starting point for early-stage graduate students, researchers, and practitioners who wish to understand the landscape of recent cache research. The book is suitable as a reference for advanced computer architecture classes as well as for experienced researchers and VLSI engineers. Table of Contents: Basic Elements of Large Cache Design / Organizing Data in CMP Last Level Caches / Policies Impacting Cache Hit Rates / Interconnection Networks within Large Caches / Technology / Concluding Remarks
More Information
| Author | Norman P. Jouppi, Naveen Muralimanohar, Rajeev Balasubramonian |
|---|---|
| Publisher | Springer International Publishing |
| Series | Synthesis Lectures on Computer Architecture |
| Release year | 2011 |
| Cover type | Softcover |
| EAN | 9783031006067 |