20% off all books with the code: BOOKS
  • check 10+ million books
  • check New arrivals every day
  • check Trusted by 1M+ customers
  • check Great prices & discounts
  • check Shipping across Europe

Verification Techniques for System-Level Design - Mukul Prasad,Indradeep Ghosh,Masahiro Fujita

English
2007-11-01
€145.39 €181.74

-20% with code BOOKS

In stock at our supplier

Shipping in 31-37 days

30-day return policy

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal? and "semiformal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional? verification), but many subtle design errors cannot be caught by simulati ... Full description

You May Also Like

Description

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal? and "semiformal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional? verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.

More Information

Author Mukul Prasad, Indradeep Ghosh, Masahiro Fujita
Publisher Elsevier Science
Release year 2007
Cover type Hardcover
EAN 9780123706164
Write Your Own Review
You're reviewing: Verification Techniques for System-Level Design
Your Rating:

Goodreads Reviews

€145.39 €181.74