20% off all books with the code: BOOKS
  • check 10+ million books
  • check New arrivals every day
  • check Trusted by 1M+ customers
  • check Great prices & discounts
  • check Shipping across Europe

Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Zeljko Zilic,Katarzyna Radecka

English
2003-11-30
€135.50 €169.38

-20% with code BOOKS

In stock at our supplier

Shipping in 17-23 days

30-day return policy

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be ¿imminently doable¿ by Intel fellow J. ... Full description

You May Also Like

Description

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be ¿imminently doable¿ by Intel fellow J. Crawford at Microprocessor Forum in October 2002 [40]. Obviously, designing such complex circuits poses real challenges to engineers. Certainly, no relief comes from the competitive marketplace, with increasing demands for a very narrow window of time (time-to-market) in engineering a ready product. Therefore, a systematic and well-structured approach to designing ICs is a must. Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In general, however, a typical product cycle includes few milestones. An idea for a new product starts usually from an - depth market analysis of customer needs. Once a window of opportunity is found, product requirements are carefully specified. Ideally, these parameters would not change during the design process. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.

More Information

Author Zeljko Zilic, Katarzyna Radecka
Publisher Springer US
Series Frontiers in Electronic Testing
Release year 2003
Cover type Hardcover
EAN 9781402076527
Write Your Own Review
You're reviewing: Verification by Error Modeling: Using Testing Techniques in Hardware Verification
Your Rating:

Goodreads Reviews

€135.50 €169.38